Verilog is very easy to understand when compared to VHDL . Verilog has a variety of additional functions which can be imported . The number of lines are considerably reduced when using verilog than VHDL . Functions are very easy to be implemented using verilog . It can be easily implemented on FPGA's . I can go on and on .
