Bayt.com

Start networking and exchanging professional insights

Register now or log in to join your professional community.

Follow

How does VHDL differentiate with verilog language?

Verilog VHDL
user-image
Question added by Yazan Ahmad , programmer , wysada
Date Posted: 2013/06/18
Upvote (0) Views (9) Followers (2) Answers (2) Report Question
Write an Answer
Register now or log in to answer.
Muhammad Rizwan
by Muhammad Rizwan , Assisstant manager , Public Sector Organization

• VHDL:

– concurrent procedure calls are allowed

• Verilog:

– concurrent procedure calls are not allowed

Shameerudheen Pourathodiyil
by Shameerudheen Pourathodiyil , Associate Technical Architect , QuEST Global Engineering Service Pvt Ltd. (Erstwhile Network systems and Technologies)

Verilog syntax follws C syntax. But VHDL follows ADA syntax.

Both hare used for writing Logic Circuits or HArdware description.

In my opnion verylog is easy to write but VHDL is more error prone during develoipment phase.

Write Your Answer
More Questions Like This